This article describes the first public implementation and evaluation of the latest version of the RISC-V hypervisor extension (H-extension v0.6.1)specification in a Rocket chip core . To perform a meaningful evaluation formodern multi-core embedded and mixedcriticality systems, we have ported Bao, anopen-source static partitioning hypervisor, to Risc-V . We have also extended the platformlevel interrupt controller to enable direct guestinterrupt injection with low and deterministic latency . Experiments were carried out in FireSim, a cycle-accurate, FPGA-accelerated simulator .

Author(s) : Bruno Sá, José Martins, Sandro Pinto

Links : PDF - Abstract

Code :
Coursera

Keywords : risc - core - evaluation - systems - hypervisor -

Leave a Reply

Your email address will not be published. Required fields are marked *